



Unit I	
Chapter 1 : Minimization Techniques	1-1 to 1-46
<p>Syllabus : Logic design minimization technique : Minimization of Boolean function using K-Maps (upto 4 variables) and Quine - McCluskey method, Representation of signed number - Sign magnitude representation, 1's complement and 2's complement form, Sum of product and product of sum form, Minimization of SOP and POS using K-Maps.</p> <p>Exemplar / Case study : Digital locks using logic gates.</p>	
1.1	System or Circuit 1-2
1.1.1	Digital Systems 1-2
1.1.2	Types of Digital Systems 1-2
1.1.3	Combinational Circuit Design 1-3
1.2	Standard Representations for Logical Functions .. 1-3
1.2.1	Sum-of-Products (SOP) Form 1-4
1.2.2	Product of the Sums Form (POS) 1-4
1.2.3	Standard or Canonical SOP and POS Forms 1-4
1.2.4	Conversion of a Logic Expression to Standard SOP or POS Form 1-5
1.3	Concepts of Minterm and Maxterm 1-6
1.3.1	Representation of Logical Expressions using Minterms and Maxterms 1-7
1.3.2	Writing SOP and POS Forms for a Given Truth Table 1-7
1.3.3	Representation of Truth Table using Standard SOP Expression 1-7
1.3.4	Representation of Truth Table using Standard POS Expression 1-8
1.3.5	Conversion from SOP to POS and Vice Versa 1-8
1.4	Methods to Simplify the Boolean Functions 1-9
1.4.1	Algebraic Simplification 1-9
1.4.2	Disadvantages of Algebraic Method of Simplification 1-11
1.5	Karnaugh-Map Simplification 1-11
1.5.1	K-map Structure 1-11
1.5.2	K-map Boxes and Associated Product Terms 1-12
1.5.3	Alternative Way to Label the K-map 1-12
1.5.4	Truth Table to K-map 1-12
1.5.5	Representation of Standard SOP Form on K-map 1-13
1.6	Minimization of Boolean Expressions using K-map 1-14
1.6.1	How does Simplification Takes Place ? 1-14
1.6.2	Way of Grouping (Pairs, Quads and Octets) 1-14
1.6.3	Grouping Two Adjacent One's (Pairs) 1-15
1.6.4	Grouping Four Adjacent Ones (Quad) 1-16
1.6.5	Grouping Eight Adjacent Ones (Octet) 1-17
1.6.6	Summary of Rules Followed for K-Map Simplification 1-18
1.7	Minimization of SOP Expressions (K Map Simplification) 1-18
1.7.1	Elimination of a Redundant Group 1-20
1.7.2	Minimization of Logic Functions not Specified in Standard SOP Form 1-21
1.7.3	Don't Care Conditions 1-22
1.8	Product of Sum (POS) Simplification 1-25
1.8.1	K-map Representation of POS Form ... 1-25
1.8.2	Representation of Standard POS Form on K-map 1-26



1.8.3	Simplification of Standard POS Form using K-map	1-26
1.9	Quine Mc-Cluskey Minimization Technique (Tabular Method)	1-30
1.9.1	Important Definitions	1-31
1.10	Unsigned Binary Numbers	1-40
1.10.1	Important Features of Unsigned Numbers	1-40
1.11	Sign-Magnitude Numbers	1-40
1.11.1	Range of Sign-Magnitude Numbers	1-40
1.12	1's and 2's Complements of a Binary Number ...	1-41
1.12.1	1's Complement	1-41
1.12.2	Representation of Positive and Negative Numbers using 1's Complement	1-41
1.12.3	2's Complement	1-42
1.12.4	Representation of Positive and Negative Numbers using 2's Complement	1-42
1.12.5	Signed Complement Numbers	1-43
1.12.6	Addition of Signed Magnitude Numbers	1-45
1.12.7	Arithmetic Subtraction (Subtraction of Signed Numbers)	1-46
•	Review Questions	1-46

Unit II**Chapter 2 : Combinational Logic Design 2-1 to 2-70**

Syllabus : Code converter - BCD, Excess-3, Gray code, Binary code, Half-adder, Full adder, Half subtractor, Full subtractor, Binary adder (IC 7483), BCD adder, Look ahead carry generator, Multiplexers (MUX) : MUX (IC 74153, 74151), Cascading multiplexers, Demultiplexers (DEMUX) - Decoder (IC 74138, IC 74154), Implementation of SOP and POS using MUX, DMUX, Comparators (2 bit), Parity generators and checker.

Exemplar / Case study : Combinational logic design of BCD to 7 segment display controller.

2.1	Introduction to Combinational Circuits	2-2
2.1.1	Analysis of a Combinational Circuit	2-2
2.1.2	Design of Combinational Logic using Statements	2-3
2.2	Code Converters	2-4
2.2.1	BCD to Excess 3 Converter	2-4
2.2.2	BCD to Gray Code Converter	2-5
2.2.3	Binary to Gray Code Converter	2-6
2.2.4	Gray to BCD Converter	2-7
2.2.5	Excess 3 to BCD Converter	2-10
2.3	Binary Adders and Subtractors	2-10
2.3.1	Types of Binary Adders	2-10
2.3.2	Half Adder	2-11
2.3.3	Full Adder	2-12
2.3.4	Full Adder using Half Adder	2-13
2.3.5	Applications of Full Adder	2-14
2.3.6	Binary Subtractors	2-14
2.3.7	Half Subtractor	2-14
2.3.8	Full Subtractor	2-15
2.3.9	Full Subtractor using Half Subtractors	2-16
2.4	The n-Bit Parallel Adder	2-17
2.4.1	A Four Bit Parallel Adder Using Full Adders	2-17
2.4.2	Propagation Delay in Parallel Adder	2-17
2.4.3	Look Ahead – Carry Adder	2-18
2.4.4	Four Bit Fast Adder with Look-Ahead Carry	2-19
2.4.5	Binary Adder IC 74 LS 83 / 74 LS 283 .	2-19
2.4.6	Four Bit Binary Adder using IC 7483	2-20
2.4.7	Cascading of Adders	2-20



2.5	n-bit Parallel Subtractor (Use of Adder as Subtractor)	2-20	2.12.5	Implementation of Boolean SOP Expression with Don't Care Conditions.....	2-43
2.5.1	4 Bit Parallel Subtractor using 2's Complement	2-21	2.13	Demultiplexers	2-44
2.5.2	4-Bit Binary Parallel Adder/Subtractor ..	2-21	2.13.1	Demultiplexer Principle	2-44
2.6	BCD Addition	2-22	2.14	Types of Demultiplexers	2-45
2.6.1	BCD Adder	2-23	2.14.1	1 : 2 Demultiplexer	2-45
2.7	Magnitude Comparators	2-25	2.14.2	1 : 4 Demultiplexer	2-46
2.7.1	1-Bit Binary Comparator	2-25	2.14.3	1 : 8 Demultiplexer	2-47
2.7.2	A 2-Bit Comparator	2-26	2.14.4	IC 74138 as 1 : 8 DE-MUX	2-47
2.8	Multiplexer (Data Selector)	2-27	2.14.5	1 : 16 Demultiplexer	2-48
2.8.1	Necessity of Multiplexers	2-28	2.14.6	DM 54 LS 154 / DM 74 LS 154 4 Line to 16 Line Decoder / Demux	2-48
2.8.2	Advantages of Multiplexers	2-28	2.15	Demultiplexer Tree	2-49
2.9	Types of Multiplexers	2-28	2.15.1	Comparison of Multiplexer and Demultiplexer	2-50
2.9.1	2 : 1 Multiplexer	2-28	2.15.2	Use of DEMUX in Combinational Logic Design	2-50
2.9.2	A 4 : 1 Multiplexer	2-29	2.16	Encoders	2-52
2.9.3	8 : 1 Multiplexer	2-30	2.16.1	Types of Encoders	2-52
2.9.4	Applications of a Multiplexer	2-30	2.17	Priority Encoder	2-53
2.10	Study of Different Multiplexer ICs	2-31	2.17.1	Priority Encoders in the IC Form	2-53
2.10.1	8 : 1 Multiplexer (74151)	2-31	2.18	Decoder	2-54
2.10.2	54LS 153/DM 54LS 153/DM 74LS 153 (Dual 4 : 1 Multiplexer)	2-32	2.18.1	2 to 4 Line Decoder	2-54
2.11	Multiplexer Tree / Cascading of Multiplexer	2-32	2.18.2	Difference between Decoder and Demultiplexer	2-54
2.12	Use of Multiplexers in Combinational Logic Design	2-36	2.18.3	Demultiplexer as Decoder	2-55
2.12.1	Implementation of a Logical Expression in the Standard SOP Form	2-36	2.18.4	3 to 8 Line Decoder	2-55
2.12.2	Use of 8 : 1 MUX to Realize a 4 Variable Function	2-39	2.18.5	1 : 8 DEMUX as 3 : 8 Decoder	2-55
2.12.3	Implementation of a Logical Expression in the Non-standard SOP Form	2-41	2.18.6	IC 74138 as 3 : 8 Decoder	2-56
2.12.4	Implementing a Standard POS Expression using Multiplexer	2-42	2.18.7	4 Line to 16 Line Decoder using 3 : 8 Decoder	2-57



2.18.8	Combinational Logic Design Using Decoders	2-57	3.1.4	Latch	3-3
2.18.9	Advantage of Decoder Realization	2-60	3.2	S-R Latch using NOR Gates	3-4
2.19	Parity Generators / Checkers	2-61	3.2.1	Operation of S-R Latch	3-4
2.19.1	Parity Generator	2-61	3.2.2	Symbol and Truth Table of S-R Latch	3-5
2.19.2	Parity Checker	2-62	3.2.3	Characteristic Equation	3-6
2.19.3	IC 74180 A Parity Generator / Checker	2-63	3.2.4	S-R Latch using NAND Gates	3-6
2.19.4	74180 as Parity Generator	2-64	3.3	Triggering Methods	3-7
2.19.5	Cascading of 74180	2-65	3.3.1	Concept of Level Triggering	3-7
2.20	Examples for Practice	2-65	3.3.2	Types of Level Triggered Flip-flops	3-7
2.21	Case Study Combinational Logic Design of BCD to 7 Segment Display Controller	2-66	3.3.3	Concept of Edge Triggering	3-8
2.21.1	Seven Segment LED Display	2-66	3.3.4	Types of Edge Triggered Flip Flops	3-8
2.21.2	Types of Seven Segment Displays	2-66	3.4	Gated Latches	3-8
2.21.3	Common Anode Display	2-66	3.4.1	Types of Level Triggered (Clocked) Flip Flops	3-8
2.21.4	Common Cathode Display	2-66	3.5	The Gated S-R Latch (Level Triggered S-R Flip Flop)	3-8
2.21.5	Use of a Decoder for Driving the Seven Segment Display	2-67	3.5.1	Positive Level Triggered SR Flip-flop	3-8
2.21.6	BCD to Seven Segment Display Driver (Common Anode Display)	2-67	3.5.2	Negative Level Triggered SR Flip Flop	3-9
•	Review Questions	2-69	3.5.3	Disadvantage of S-R latch	3-10
Unit III			3.5.4	Application of S-R latch	3-10
Chapter 3 : Flip Flops		3-1 to 3-36	3.6	The Gated D Latch (Clocked D Flip Flop)	3-10
Syllabus : SR, JK, D, T, Preset and clear, Master slave JK flip flops, Truth tables and excitation tables, Conversion from one type to another type of flip flop.					

3.1	Introduction	3-2
3.1.1	Clock Signal	3-2
3.1.2	Comparison of Combinational and Sequential Circuits	3-2
3.1.3	1-Bit Memory Cell (Basic Bistable Element)	3-3

3.2	S-R Latch using NOR Gates	3-4
3.2.1	Operation of S-R Latch	3-4
3.2.2	Symbol and Truth Table of S-R Latch	3-5
3.2.3	Characteristic Equation	3-6
3.2.4	S-R Latch using NAND Gates	3-6
3.3	Triggering Methods	3-7
3.3.1	Concept of Level Triggering	3-7
3.3.2	Types of Level Triggered Flip-flops	3-7
3.3.3	Concept of Edge Triggering	3-8
3.3.4	Types of Edge Triggered Flip Flops	3-8
3.4	Gated Latches	3-8
3.4.1	Types of Level Triggered (Clocked) Flip Flops	3-8
3.5	The Gated S-R Latch (Level Triggered S-R Flip Flop)	3-8
3.5.1	Positive Level Triggered SR Flip-flop	3-8
3.5.2	Negative Level Triggered SR Flip Flop	3-9
3.5.3	Disadvantage of S-R latch	3-10
3.5.4	Application of S-R latch	3-10
3.6	The Gated D Latch (Clocked D Flip Flop)	3-10
3.7	Gated JK Latch (Level Triggered JK Flip Flop)	3-11
3.7.1	Race Around Condition in JK Latch	3-11
3.7.2	Difference between Latch and Flip-flop	3-12
3.8	Edge Triggered Flip Flops	3-12
3.8.1	Positive Edge Triggered S-R Flip Flop	3-13
3.8.2	Negative Edge Triggered S - R Flip Flop	3-14



3.9	Edge Triggered D Flip Flop	3-14	3.15.3	Excitation Table of JK Flip Flop	3-24
3.9.1	Positive Edge Triggered D Flip Flop	3-14	3.15.4	Excitation Table of T Flip Flop	3-25
3.9.2	Negative Edge Triggered D Flip Flop	3-15	3.16	Conversion of Flip Flops	3-25
3.9.3	Applications of D Flipflop	3-16	3.16.1	Conversion from S-R Flip Flop to D Flip Flop	3-25
3.10	Edge Triggered J-K Flip Flop	3-16	3.16.2	Conversion of JK FF to T FF	3-26
3.10.1	Positive Edge Triggered JK Flip Flop	3-16	3.16.3	SR Flip Flop to T Flip Flop	3-26
3.10.2	Characteristic Equation of JK Flip Flop	3-17	3.16.4	SR Flip Flop to JK Flip Flop	3-27
3.10.3	How does an Edge Triggered JK FF Avoid Race Around Condition ?.....	3-18	3.16.5	Conversion of D Flip Flop to T Flip Flop	3-27
3.10.4	Negative Edge Triggered JK Flip-Flop	3-18	3.16.6	T Flip Flop to D Flip Flop Conversion	3-28
3.11	Toggle Flip Flop (T Flip Flop)	3-18	3.16.7	JK Flip Flop to D Flip Flop Conversion	3-28
3.11.1	Positive Edge Triggered T-FF	3-18	3.16.8	JK Flip Flop to SR Flip Flop Conversion	3-29
3.11.2	Negative Edge Triggered T Flip Flop	3-19	3.16.9	D FF to SR FF Conversion	3-29
3.11.3	Application of T F/F	3-20	3.16.10	T FF to SR FF Conversion	3-30
3.12	Master Slave (MS) JK Flip Flop	3-20	3.16.11	Conversion from D FF to JK FF	3-30
3.13	Preset and Clear Inputs	3-21	3.17	Applications of Flip Flops	3-30
3.13.1	S-R Flip-Flop with Preset and Clear Inputs	3-22	3.17.1	Application of SR Latch for Elimination of Keyboard Debounce	3-30
3.13.2	Synchronous Preset and Clear Inputs	3-22	3.18	Analysis of Clocked Sequential Circuits	3-31
3.13.3	JK Flip Flop with Preset and Clear Inputs	3-23	3.18.1	State Table	3-31
3.13.4	Applications of JK Flip Flop	3-23	3.18.2	State Diagram	3-32
3.14	Various Representations of Flip Flops	3-23	3.18.3	State Equation	3-32
3.14.1	Characteristic Equations	3-23	3.18.4	Flip Flop Input Equations	3-34
3.15	Excitation Table of Flip-Flop	3-23	•	Review Questions	3-35
3.15.1	Excitation Table of SR Flip Flops	3-23			
3.15.2	Excitation Table of D Flip Flop	3-24			

Unit III**Chapter 4 : Registers****4-1 to 4-14**

Syllabus : SISO, SIPO, PISO, PIPO, Shift registers, Bidirectional shift register, Universal shift register.

4.1	Introduction	4-2
-----	--------------------	-----



4.2	Data Formats	4-2	5.1	Introduction	5-2
4.3	Classification of Registers	4-2	5.1.1	Types of Counters	5-2
4.4	Buffer Registers	4-2	5.1.2	Classification of Counters	5-2
4.5	Shift Registers	4-3	5.2	Asynchronous / Ripple Up Counters	5-2
4.5.1	Serial Input Serial Output (Shift Left Mode)	4-4	5.2.1	Two Bit Asynchronous Up Counter using JK Flip-Flops	5-4
4.5.2	Serial In Serial Out (Shift Right Mode) ...	4-5	5.2.2	3 Bit Asynchronous Up Counter	5-4
4.5.3	Applications of Serial Operation	4-6	5.2.3	4 Bit Asynchronous up Counter	5-5
4.6	Serial In Parallel Out (SIPO)	4-7	5.2.4	State Diagram of a Counter	5-6
4.7	Parallel In Serial Out Mode (PISO)	4-7	5.3	Asynchronous Down Counters	5-6
4.8	Parallel In Parallel Out (PIPO)	4-8	5.3.1	3- Bit Asynchronous Down Counter	5-6
4.9	Bidirectional Shift Register	4-8	5.4	UP / DOWN Counters	5-7
4.9.1	A 3-bit Bidirectional Register using the JK Flip Flops	4-9	5.4.1	UP/DOWN Ripple Counters	5-8
4.10	Universal Shift Register	4-9	5.4.2	3-bit Up Down Ripple Counters	5-8
4.10.1	Universal Shift Register using Multiplexers and D-flip flops	4-10	5.5	Modulus of the Counter (MOD-N Counter)	5-9
4.11	Applications of Shift Registers	4-12	5.5.1	Design of Asynchronous MOD Counters	5-10
4.11.1	Serial to Parallel Converter	4-12	5.5.2	Frequency Division Taking Place in Asynchronous Counters	5-12
4.11.2	Parallel to Serial Converter	4-12	5.5.3	Decade (BCD) Ripple Counter	5-12
4.11.3	Ring Counter	4-12	5.5.4	Disadvantages of Ripple Counters	5-13
4.11.4	Johnson's Counter (Twisted / Switch Tail Ring Counter)	4-12	5.6	Ripple Counter IC 7490 (Decade Counter)	5-13
4.11.5	Sequence Generator	4-12	5.6.1	The Internal Diagram of IC 7490	5-14
4.11.6	Pseudo Random Binary Sequence (PRBS) Generator	4-12	5.6.2	Other Applications of IC 7490	5-15
•	Review Questions	4-14	5.6.3	Symmetrical Bi-quinary Divide by Ten Counter	5-15

Unit III**Chapter 5 : Counters** **5-1 to 5-40**

Syllabus : Asynchronous counter, Synchronous counter, Ring counter, BCD counter, Johnson's counter, Modulus of the counter (IC 7490).



5.8.3	Design of the 3 Bit Synchronous Counter	5-22
5.8.4	Four Bit Synchronous Up Counter	5-24
5.9	Modulo – N Synchronous Counters	5-25
5.9.1	Synchronous Decade Counter	5-25
5.10	UP / DOWN Synchronous Counter	5-28
5.10.1	3-bit Up/Down Synchronous Counter	5-29
5.10.2	Advantages of Synchronous Counter	5-29
5.10.3	Comparison of Synchronous and Asynchronous Counters	5-30
5.11	Lock Out Condition	5-30
5.11.1	Bushless Circuit	5-30
5.12	Bush Diagram	5-33
5.13	Applications of Counters	5-35
5.14	Ring Counter	5-35
5.15	Johnson's Counter (Twisted / Switch Tail Ring Counter)	5-37
5.15.1	Johnson's Counter using D Flip-flops	5-38
•	Review Questions	5-39

Unit III

Chapter 6 : Synchronous Sequential Circuit Design	
6-1 to 6-32	

Syllabus : Models – Moore and Mealy, State diagram and State table, Design procedure, Sequence generator and detector.

Exemplar / Case study : Electronic Voting Machine (EVM).

6.1	General Model of Sequential Circuits	6-2
6.1.1	Classification of Sequential Circuits	6-2
6.2	Models for Synchronous Sequential Circuits	6-2
6.3	Moore Circuit	6-2
6.3.1	Example of Moore Circuit	6-3

6.4	Mealy Circuit	6-3
6.4.1	Example of Mealy Circuit	6-4
6.4.2	Comparison of Moore and Mealy Models	6-4
6.5	Finite State Machine (FSM)	6-4
6.5.1	Advantages of FSM	6-4
6.5.2	Disadvantages of FSM	6-5
6.5.3	State Machine Notations	6-5
6.6	Analysis of Clocked Sequential Circuits	6-5
6.7	State Reduction and Assignments	6-8
6.7.1	Row Elimination Method	6-8
6.7.2	Example on Row Elimination Method	6-8
6.7.3	Reduction in Number of FFs due to State Reduction	6-10
6.7.4	Implication Table Method	6-10
6.8	State Assignment	6-15
6.9	Design of Clocked Synchronous State Machine using State Diagram	6-16
6.10	Design using Unused States	6-18
6.10.1	Synthesis Table	6-18
6.11	Sequence Generator	6-19
6.11.1	Sequence Generator using Shift Register	6-19
6.11.2	Sequence Generator using Counters	6-22
6.12	Sequence Detector	6-27
•	Review Questions	6-32

Unit IV

Chapter 7 : Algorithmic State Machines	
7-1 to 7-30	

Syllabus : Finite State Machines (FSM) and ASM, ASM charts, Notations, Construction of ASM chart and realization for sequential circuits.

Exemplar / Case study : Waveform generator using MUX controller method.



7.1	Introduction to ASM (FSM and ASM)	7-2
7.2	ASM Chart Notations	7-2
7.2.1	The State Box	7-2
7.2.2	Decision Box	7-3
7.2.3	Conditional Box	7-3
7.2.4	ASM Block	7-3
7.3	How to use the ASM Chart for Sequential Circuit Design ?	7-8
7.3.1	Realization of the Logic Circuit	7-8
7.4	Case Study Waveform Generator using MUX Controller Method	7-16
•	Review Questions	7-30

Unit IV**Chapter 8 : Programmable Logic Devices 8-1 to 8-30**

Syllabus : PLD, ROM as PLD, Programmable Logic Array (PLA), Programmable Array Logic (PAL), Designing combinational circuits using PLDs.

8.1	Introduction to PLDs	8-2
8.1.1	Advantages of PLDs.....	8-2
8.1.2	Types of PLDs.....	8-2
8.2	ROM used as PLD	8-3
8.2.1	Types of ROMs	8-3
8.2.2	Internal Logic of a ROM	8-3
8.2.3	Implementation of a Combinational Circuit (Generating the Boolean Function)	8-5
8.2.4	Advantages of ROM as PLD	8-6
8.2.5	Disadvantages of ROM as PLD.....	8-6
8.3	Programmable Logic Array (PLA).....	8-6
8.3.1	The Programming Procedure for PLA	8-8
8.3.2	Expansion of PLA Capacity.....	8-8
8.3.3	Application Areas of PLA.....	8-8

8.3.4	Designing of Combinational Circuit using PLA	8-8
8.3.5	How to Specify the Size of a PLA ?.....	8-9
8.4	Programmable Array Logic (PAL)	8-18
8.4.1	Solved Examples on PAL.....	8-19
8.4.2	Types of PAL Devices.....	8-29
8.4.3	Registered PALs	8-29
8.4.4	Configurable PAL.....	8-29
8.5	Comparison of PROM, PLA and PAL.....	8-30
•	Review Questions	8-30

Unit V**Chapter 9 : Logic Families**

9-1 to 9-34

Syllabus : Classification of logic families : Unipolar and bipolar logic families, Characteristics of digital ICs : Fan-in, Fan-out, Current and voltage parameters, Noise immunity, Propagation delay, Power dissipation, Figure of Merits, Operating temperature range, Power supply requirements.

Transistor - Transistor logic : Operation of TTL NAND gate (Two input), TTL with active pull up, TTL with open collector output, Wired AND connection, Tristate TTL devices, TTL characteristics.

CMOS : CMOS inverter, CMOS characteristics, CMOS configurations - Wired logic, Open drain outputs.

Exemplar / Case study : To study the various basic gate design using TTL/CMOS logic family.

9.1	Introduction	9-2
9.1.1	Classification Based on Circuit Complexity	9-2
9.2	Classification of Logic Families	9-2
9.2.1	Classification Based on Devices Used	9-2
9.3	Characteristics of Digital ICs	9-3
9.3.1	Voltage and Current Parameters	9-3
9.3.2	Fan-in and Fan-out	9-4



9.3.3	Noise Margin	9-5	9.8	Tristate (Three state) TTL Devices	9-17
9.3.4	Propagation Delay (Speed of Operation)	9-5	9.8.1	Advantages of Tristate	9-18
9.3.5	Power Dissipation	9-6	9.8.2	Tristate Buffers	9-18
9.3.6	Operating Temperature	9-6	9.8.3	Applications of Tristate Buffers (Bus Organization)	9-19
9.3.7	Figure of Merit (Speed Power Product (SPP))	9-7	9.8.4	A TRI-STATE Inverter	9-19
9.3.8	Invalid Voltage Levels	9-7	9.9	Standard TTL Characteristics	9-20
9.3.9	Current Sourcing and Current Sinking	9-7	9.10	Advantages and Disadvantages of TTL	9-21
9.3.10	Power Supply Requirements	9-7	9.10.1	Advantages of TTL	9-21
9.4	Transistor-Transistor Logic (TTL)	9-7	9.10.2	Disadvantages of TTL	9-21
9.4.1	The Multiple Emitter Transistor	9-8	9.11	MOS - Logic Family	9-21
9.4.2	Two Input TTL-NAND Gate (Totempole Output)	9-8	9.12	CMOS Logic	9-21
9.4.3	Totem-pole (Active Pull up) Output Stage	9-10	9.12.1	CMOS Inverter	9-22
9.4.4	Unconnected Inputs	9-11	9.12.2	CMOS NOR Gate	9-22
9.4.5	Clamping Diodes	9-12	9.12.3	CMOS NAND Gate	9-24
9.4.6	5400 Series	9-12	9.12.4	CMOS Series	9-25
9.5	Sourcing and Sinking in TTL	9-12	9.13	CMOS Characteristics	9-25
9.5.1	Current Sinking Action	9-12	9.13.1	Power Supply Voltage	9-25
9.5.2	Current Sourcing Action	9-13	9.13.2	Logic Voltage Levels	9-26
9.5.3	Three Input TTL NAND Gate	9-13	9.13.3	Noise Margins	9-26
9.6	Wired AND Connection (TTL)	9-14	9.13.4	Power Dissipation	9-26
9.7	Open Collector Outputs (TTL)	9-15	9.13.5	Fan Out	9-26
9.7.1	Disadvantages of Open Collector Output	9-16	9.13.6	Switching Speed	9-27
9.7.2	Advantage of Open Collector Output	9-16	9.13.7	Unconnected Inputs	9-27
9.7.3	Wired ANDing	9-16	9.14	Open Drain Outputs (CMOS)	9-27
9.7.4	Comparison of Totem-pole and Open Collector Outputs	9-17	9.14.1	Applications of Open Drain Inverter	9-28
			9.15	Wired Logic (CMOS)	9-28
			9.15.1	Advantages of CMOS	9-29
			9.15.2	Disadvantages of CMOS	9-29
			9.15.3	Handling Precautions for CMOS Devices	9-29



9.15.4 Tristate Logic Output	9-29
9.16 Interfacing	9-30
9.16.1 TTL to CMOS Interfacing	9-30
9.16.2 TTL Driving High Voltage CMOS	9-31
9.16.3 Interfacing using Level-Shifter (TTL to High Voltage CMOS)	9-31
9.16.4 CMOS to TTL Interface	9-31
9.16.5 CMOS Driving TTL in the HIGH State ..	9-32
9.16.6 CMOS Driving TTL in the LOW State ...	9-32
9.16.7 High Voltage CMOS Driving TTL	9-33
9.17 Comparison of CMOS and TTL	9-33
• Review Questions	9-34

Unit VI**Chapter 10 : Introduction to Computer Architecture****10-1 to 10-28**

Syllabus : Introduction to ideal microprocessor – Data bus, Address bus, Control bus, Microprocessor based systems – Basic operation, Microprocessor operation, Block diagram of microprocessor, Functional units of microprocessor – ALU using IC 74181, Basic arithmetic operations using ALU IC 74181, 4-bit multiplier circuit using ALU and shift registers, Memory organization and operations, Digital circuit using decoder and registers for memory operations.

Exemplar / Case Study : Microprocessor based system in Communication / Instrumentation Control.

10.1 Introduction to Ideal Microprocessor – Data Bus, Address Bus, Control Bus	10-2
10.1.1 Some Basic Terms used in Microprocessors	10-2
10.1.2 Microprocessor Characteristics and Functions	10-2
10.1.2.1 Functions of a Microprocessor	10-3

10.1.3 Buses and Memory Accessing	10-3
10.1.3.1 Address Bus.....	10-3
10.1.3.2 Data Bus	10-4
10.1.3.3 Control Bus	10-4
10.1.4 ALU (Arithmetic and Logic Unit).....	10-4
10.1.5 Some More Terms	10-5
10.2 Microprocessor Based Systems – Basic Operation.....	10-5
10.3 Block Diagram of Microprocessor	10-6
10.4 Functional Units of Microprocessor – ALU	10-8
10.5 ALU using IC 74181	10-8
10.6 Basic Arithmetic Operations using ALU IC 74181	10-10
10.6.1 Cascading of Two 74181 ALUs.....	10-10
10.6.2 2-bit Multiplier Circuit using ALU and Shift Registers.....	10-11
10.7 Memory Organization and Operations.....	10-13
10.7.1 Characteristics of Memory System	10-13
10.7.2 Memory Hierarchy	10-14
10.7.3 Basic Memory Cell	10-14
10.7.3.1 SRAM and DRAM	10-14
10.7.4 ROM (Read Only Memory).....	10-15
10.7.4.1 Types of ROM	10-16
10.8 Digital Circuit Using Decoder and Registers for Memory Operations	10-17
10.8.1 Types of Memory.....	10-17
10.8.1.1 Memory Map, Structure and its Requirements.....	10-17
10.8.1.2 Memory Chip Size and Numbers	10-17
10.9 Exemplar / Case Studies : Microprocessor Based System in Communication / Instrumentation Control.....	10-24



10.9.1 Requirement Analysis	10-24	10.9.4 Component / Hardware Selection	10-26
10.9.2 Hardware Block Diagram.....	10-25	• Review Questions 10-26	
10.9.3 Software Model for Car Cruise Control	10-25		

□□□